f3634d812671946ee91e6895097bc163

Микросхема SN74HC574DW, 8-и разрядный триггер D-типа со срабатыванием …

Поставка электронных компонентов в Нижний Новгород

57,82 руб.

x 57,82 = 57,82
Сроки поставки выбранного компонента в Нижний Новгород уточняйте у нашего менеджера
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №110-12 дней57,82руб.53,77руб.52,04руб.50,88руб.47,41руб.46,26руб.45,10руб.41,63руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №25-7 дней104,65руб.95,98руб.94,25руб.91,93руб.85,57руб.83,84руб.81,53руб.73,43руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №35 дней135,30руб.124,89руб.122,00руб.119,11руб.111,01руб.108,12руб.105,81руб.94,82руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №47-10 дней69,38руб.63,60руб.62,45руб.60,71руб.56,66руб.55,51руб.53,77руб.48,57руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №55 дней133,56руб.123,16руб.120,27руб.117,37руб.113,91руб.109,86руб.104,08руб.93,67руб.

Характеристики

SN74HC574DW, 8-и разрядный триггер D-типа со срабатыванием …The SN74HC574DW is an octal edge-triggered D-type Flip-flop with 3-state outputs. It is designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers and working registers. The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input. A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components. OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

• High-current 3-state non-inverting outputs drive bus lines directly or up to 15 LSTTL loads
• Bus-structured pinout
• 22ns Typical tpd
• 80µA Maximum low power consumption
• ±6mA Output drive at 5V
• 1µA Maximum low input current
• Green product and no Sb/Br